Prototyping Real-Time Full Duplex Radios by Chung, MinKeun et al.
TO APPEAR IN IEEE COMMUNICATIONS MAGAZINE 1
Prototyping Real-Time Full Duplex Radios
MinKeun Chung, Student Member, IEEE, Min Soo Sim, Student Member, IEEE, Jaeweon Kim, Member, IEEE,
Dong Ku Kim, Member, IEEE, and Chan-Byoung Chae, Senior Member, IEEE
Abstract—In this article, we present a real-time full duplex
radio system for 5G wireless networks. Full duplex radios are
capable of opening new possibilities in contexts of high traffic
demand where there are limited radio resources. A critical
issue, however, to implementing full duplex radios, in real
wireless environments, is being able to cancel self-interference.
To overcome the self-interference challenge, we prototype our
design on a software-defined radio (SDR) platform. This design
combines a dual-polarization antenna-based analog part with
a digital self-interference canceler that operates in real-time.
Prototype test results confirm that the proposed full-duplex
system achieves about 1.9 times higher throughput than a
half-duplex system. This article concludes with a discussion of
implementation challenges that remain for researchers seeking
the most viable solution for full duplex communications.
Index Terms—Real-time full duplex radio, self-interference
cancellation, software-defined radio, prototyping, dual-
polarization antenna, 5th generation (5G) communications.
I. INTRODUCTION
A. New Breakthrough: Full Duplex Radios
How much does it cost to purchase a wireless spectrum? In
a wireless spectrum auction in January of 2015, the Federal
Communications Commission (FCC) raised, for a 65 MHz
bandwidth, a record-breaking $44.9 billion. This illustrates
how valuable the wireless spectrum has become; it offers
more high-speed connectivity and satisfies more user demand
for data within a limited wireless spectrum. The FCC is
considering releasing more spectrum for wireless broadband
usage. For the endless surge in wireless data traffic, however,
this cannot be the ultimate solution.
Mobile devices with advanced wireless network capabilities,
such as smartphones and tablets, are becoming ubiquitous, and
keeping pace with their growth is the ever-increasing demand
for bandwidth. Global mobile data traffic will increase nearly
tenfold between 2014 and 2019. In that time, mobile data
traffic is expected to grow at a compounded annual growth
rate of 57 %, reaching 24.3 exabytes per month by 2019 [1].
These trends could create a spectrum crunch as the frequencies
used to carry this traffic become exhausted.
Although the laws of physics prohibit the production of
more spectrum, there is a lot of potential for aggressive ex-
pansion in scarce resource, that is, boosting spectral efficiency
using novel technologies. A candidate, for creating a new
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breakthrough to alleviate the spectrum crunch, is full duplex.
It theoretically doubles spectral efficiency, making it worth
billions of dollars. Full duplex thus holds the tremendous
potential to carry out the solutions needed in the future
evolution of wireless systems.
B. Key Challenge: Self-interference
Since Guglielmo Marconi developed the wireless tele-
graph in 1895, the bane of wireless networks has been self-
interference. It is the presence of self-interference that repre-
sents the key challenge to implementing full duplex wireless
systems. Self-interference is the phenomenon where, through
the coupling of transceivers in a wireless network, a signal is
transmitted from a transmitter to its own receiver while that
receiver is attempting to receive a signal sent by the other
device. It compels the fundamental assumption that a wireless
network has to be operated in half-duplex mode on the same
channel. For example, Long Term Evolution (LTE) frequency-
division duplex (FDD) today is operated so that the downlink
and uplink transmission take place in two different frequency
bands. In other words, the existence of self-interference cuts
in half the amount of resources available, such as time and
frequency, for wireless communications. For this reason, it is
essential to manage self-interference to achieve the highest
throughput performance with limited radio resources.
C. The Beginning of Aggressive Expansion: SDR Platform-
based Prototyping
Up to this point, researchers have mostly depended on
software simulations to test their theories that exploit sim-
plified channel models (e.g., additive white Gaussian noise
(AWGN), Rayleigh fading, etc.). In real-world wireless sys-
tems, however, impairments occur that are often overlooked in
simulations, such as amplifier nonlinearity, gain/phase offset,
I/Q imbalance, quantization effects, and timing jitter. Such
impairments make prototyping imperative if the feasibility
and commercial viability of any new wireless standard or
technology are to be validated.
For next generation wireless research, a viable prototyp-
ing option has emerged known as software-defined radio
(SDR) [2]. SDR enables researchers to rapidly prototype a
system. Researchers at Stanford [3] [4], Rice [5] [6], and
Princeton [7] have implemented various testbeds to build in-
band full-duplex radios using combined radio frequency (RF)
antennas and SDR platform [8]. As shown in Fig. 1(a), a
real-time full duplex LTE system was also demonstrated at
IEEE Globecom in Austin, TX, USA in December 2014.1
1The demo video is available at http://www.cbchae.org/.
ar
X
iv
:1
50
3.
03
01
3v
3 
 [c
s.I
T]
  1
9 D
ec
 20
16
2 TO APPEAR IN IEEE COMMUNICATIONS MAGAZINE
Fig. 1. (a) Real-time full duplex radio experiment setup in our laboratory/the exhibition hall at IEEE Globecom in Austin, TX, USA, December 2014 (b)
the categorized comparison of implementation characteristics by each research group. In the SDR platform, VSG and VSA denote vector signal generator and
analyzer, respectively.
The categorized comparison of implementation characteristics
by each research group is summarized in Fig. 1(b). The
two sections that follow elaborate on how to solve the key
challenge and implement real-time full duplex radios.
II. PROTOTYPE SETTINGS: SYSTEM SPECIFICATIONS &
HARDWARE ARCHITECTURE
The demonstrated full duplex prototype [9] is based on
the LTE downlink standard [10] with the following system
specifications: a transmission bandwidth of 20 MHz, 30.72
MHz sampling rate, 15 kHz subcarrier spacing, 2048 fast
Fourier transform (FFT) size, and variable 4/16/64 quadrature
amplitude modulation (QAM). The prototype is implemented,
as shown in Fig. 1(a), using LabVIEW system design software
and state-of-the-art PXIe SDR platform, where two full duplex
nodes consist of the following four main components.
• Dual-Polarization Full Duplex RF Antenna Dual-
polarization slot antenna with high cross-polarization discrim-
ination (XPD) in all directions [11].
• PXIe-8133 Real-time (RT) controller equipped with a
1.73 GHz quad-core Intel Core i7-820 processor and 8 GB
of dual-channel 1333 MHz DDR3 random access memory
(RAM) [12].
• NI 5791R 100 MHz bandwidth baseband transceiver mod-
ule equipped with dual 130 MS/s analog-to-digital converter
(ADC) with 14-bit accuracy, and dual 130 MS/s digital-to-
analog converter (DAC) with 16-bit accuracy [13].
• PXIe-7965R Field-programmable gate array (FPGA)
module equipped with a Virtex-5 SX95T FPGA optimized for
digital signal processing, 512 MB of onboard RAM, and 16
direct memory access (DMA) channels for high-speed data
streaming at more than 800 MB/s [14]. In addition, all these
modules, except for the analog cancellation part including a
dual-polarization full duplex RF antenna, sit in the NI PXIe-
1075 chassis. The chassis plays a role in data aggregation
with both FPGA processors and a RT controller for real-time
signal processing. As explained above, for transmitting and
receiving simultaneously, the NI 5791R transceiver includes
both transmit (Tx) and receive (Rx) ports connected with DAC
and ADC, respectively.
As can be seen in Fig. 1(a), we constructed a link for
full duplex radios in an exhibition hall (a severe channel
environment), where a great crowd of people was present, as
well as in an indoor open space environment. The distance
between full duplex communicating nodes was about 1.2 m.
Note that in fact much longer ranges are possible. In this
demo/experiment, one transceiver is connected with a dual-
polarization full duplex RF antenna (in the white box in
Fig. 1(a)), and the other is connected with an omni-antenna
for simplicity. In other words, the transceiver connected with
the omni-antenna only transmits an uplink signal. We then
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Fig. 2. Block diagram of the proposed full duplex radio architecture.
observe results at the transceiver equipped with a full duplex
RF antenna, where both the Tx and Rx ports are connected.
III. PROPOSED FULL DUPLEX SYSTEM
In this section, we elaborate, in processing order, on our
design blocks for the real-time full duplex LTE system, from
transmission to reception and self-interference cancellation.
The block diagram of our full duplex radio architecture is
illustrated in Fig. 2.
A. Transmission
As illustrated in Fig. 3(a), we follow the frame structure
of the LTE downlink with a frame duration of 10 ms for
transmission. Each frame is divided into 20 slots, each being
0.5 ms in duration. Each slot contains 6 orthogonal frequency
division multiplexing (OFDM) symbols with 512 cyclic prefix
(CP) length (extended mode). The data bit is generated on
the PXIe-8133 RT controller. After the modulation block, the
data symbols are interleaved with reference symbols (RSs)
stored in a look-up table. An array of interleaved symbols is
padded with zeros to form an array of 2048 samples. The
2048 samples are passed through a 2048-point inverse FFT
(IFFT) block transforming the frequency domain samples into
the time domain. The 2048 IFFT with 512 CP insertion block
is executed on the PXIe-7965R FPGA module. To operate the
discrete Fourier transform (DFT), it uses Xilinx fast Fourier
transform intellectual property (IP) core.
B. Analog Self-interference Cancellation
Conventional approaches to deal with self-interference as
passive analog cancellation are 1) isolation between Tx and
Rx signals [3] [4], 2) antenna separation between the Tx and
Rx antennas [5] [6], or 3) signal inversion with a pi-phase
shifter [7]. Although these strategies have been extensively
studied and adapted to full duplex radios as a good solution,
We focus on a simpler, more compact strategy that provides
outstanding self-interference cancellation performance. Fur-
thermore, we discuss a solution that provides more robustness
to environmental effects, such as the Doppler effect and multi-
path, to achieve stable analog cancellation performance.
For analog self-interference cancellation, we introduce
a novel RF antenna. Our approach is based on a dual-
polarization antenna with a high XPD characteristic. XPD is
defined as the ratio of the co-polarized average received power
to the cross-polarized average received power. It represents, in
other words, the ability to maintain radiated or received po-
larization purity between horizontally and vertically polarized
signals. As shown in Fig. 1(a), the proposed RF unit is a com-
pact antenna with two poles. One pole is used as a radiated Tx
output; the other is used as a received Rx input in a full duplex
radio. XPD is an important characteristic, particularly in full
duplex systems, where cross-talk between Tx and Rx ports
can curb the system’s throughput performance. Since XPD
has a relationship to inter-port isolation, the dual-polarization
antenna with high XPD is, in full duplex systems, an ex-
cellent solution. We find that the dual-polarization antenna
itself achieves 42 dB of isolation. Active analog cancellation
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Fig. 3. (a) Frame structure of our prototype (b) arrangement of primary synchronization symbol in frequency domain (c) reference symbol patterns for a
full duplex link (d) measurement of synchronization and channel estimation in front panel of our prototype.
provides an additional cancellation gain up to 18 dB by tuning
the attenuation, phase shift, and delay parameters, i.e., totally
60 dB by analog cancellation.
C. Digital Self-interference Cancellation
The goal of digital self-interference cancellation is to sup-
press, after canceling self-interference in the analog domain,
any residual self-interference. Digital self-interference cancel-
lation consists of rebuilding self-interference and subtracting it
from the received signal. A key parameter to consider in the
real-time digital self-interference canceler is the guaranteed
throughput of digital data, in a given time, between transmit-
ting and receiving streams in a node. Unlike unidirectional
communications that uses a radio only for transmission or re-
ception, a digital self-interference canceler of full duplex node
requires, without a bottleneck, high speed computation/data
throughput between transmit and receive elements. To per-
form rebuilding self-interference and subtracting it from the
received signal in the real-time, we use handshake protocols,
shift registers, shared registers with scheduled access, and
dedicated first-in first-out (FIFO) buffers.
In [15], the authors implemented a full duplex solution,
which needs no additional synchronization or channel estima-
tion for self-interference in the digital domain. Our prototype,
however, focuses on an independent system that operates in
real-time to maximize cancellation performance in the ana-
log/digital domain, respectively. Further, additional synchro-
nization and estimation is exploited to reduce the complexity
in our digital self-interference canceler.
At the moment of decoding the desired symbol, it is critical
to know the perfect timing between self-interference and the
received symbol in full duplex mode. Thus, key issues include
designing synchronization and channel estimation strategies
for residual self-interference as well as for a desired link. We
produce a process for implementing a digital self-interference
canceler from synchronization and channel estimation. In order
to operate a real-time digital self-interference canceler with
high performance, we focus on FPGA implementation using
LabVIEW system design software and PXIe SDR platform.
• Synchronization: Synchronization is one of the key
blocks in real-time full duplex radios. Under synchronization
for full duplex, there are two operations: synchronization for
decoding the desired symbol and rebuilding self-interference.
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Fig. 4. A part of source code for a digital self-interference canceller that operates in real-time on the software-defined radio platform.
In the synchronization block for decoding the desired symbol,
we estimate time offset by random propagation delays and
sampling clock offsets between two full duplex radios. In
the synchronization block for rebuilding self-interference, we
estimate the time offset between Tx port and Rx port of a full
duplex radio.
To facilitate timing synchronization, the LTE downlink
standard specifies a primary synchronization signal (PSS).
Accordingly, the receiver can successfully perform timing
synchronization in half-duplex mode. Note, however, that
we need to keep performing synchronization for the self-
interference signal as well as for the desired signal. Thus, we
use a property, where the ZC sequence with a different root
index is orthogonal to each other. The PSS is modulated by a
ZC sequence given as, P [k] = e−j
pi
N uk(k+1),−31 ≤ k ≤ −1,
and P [k] = e−j
pi
N u(k+1)(k+2), 1 ≤ k ≤ 31, where k is the
subcarrier index, u is the root index, and N it the sequence
length (N = 63). We use a different root index relatively prime
to N for the PSS of each full duplex radio, i.e, u1 = 25,
u2 = 29. These symbols are located on the 62 subcarriers,
symmetrically arranged around the DC-carrier in the last
OFDM symbol of the first and eleventh slots of each frame
as shown in Fig. 3(a) and (b). As the duration of a frame is
10 ms, the PSS is therefore transmitted after every 5 ms time
intervals or once per half-frame.
To calculate the correlation between the ideal sequence and
the estimated PSS signal, it is necessary to extract the PSS
subcarrier from the received signal. For this reason, we design
a low-pass filter (LPF) using Xilinx’s finite impulse response
(FIR) IP core, as shown in Fig. 3(b). The designed LPF has
a cut-off frequency of 1.4 MHz, a stop-band attenuation of
50 dB, and a pass-band ripple of 0.1 dB. After the received
signal samples are passed through the LPF, each synchroniza-
tion block for decoding the desired symbol and rebuilding the
self-interference is executed to calculate, independently, the
correlation with its own PSS. As a result, a maximum peak is
detected at the sample index of the first sample of the OFDM
symbol following the PSS symbol, as illustrated in Fig. 3(d). A
starting index of the desired signal is delivered into FFT block,
and a starting index of self-interference signal is delivered into
the digital cancellation block.
• Channel Estimation: Channel estimation also has, for
full duplex, two operations: estimations for 1) the channels
between two full duplex nodes and 2) the channel between the
Tx and Rx ports in its own full duplex node. The former oper-
ates to decode the desired symbol after digital self-interference
cancellation, while the latter operates to rebuild the self-
interference using the known Tx data. In order to handle the
two operations simultaneously, we design RS patterns that
are orthogonal between two full duplex nodes, exploiting the
pattern of cell-specific reference signals for multiple antenna
port. The RS patterns are shown in Fig. 3(c).
Both channel estimation blocks have two steps in common:
1) RS extraction and 2) interpolation in order. After the
received samples are passed through the FFT block, the RS
subcarriers of each channel are extracted from an OFDM sym-
bol in a data and reference demultiplexing block. A channel
coefficient of each RS subcarrier is calculated using original
RSs stored in block memory. To estimate the channel coeffi-
cients of RS subcarriers, a least-square method is exploited.
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Fig. 5. Measurement results of (a) analog self-interference cancellation and (b) digital self-interference cancellation measurement.
After passing through the data and reference demultiplexing
block, the channel estimates of the RS subcarriers are split
into two groups. One is for the channel estimation between
nodes; the other is for the channel estimation between antenna
ports. In each channel estimation block, we implemented a
linear interpolator using Xilinx’s FIR IP core. The linear
interpolator in each block estimates the channel coefficients
of data subcarriers as well as RS subcarriers. In Fig. 3(d),
the bottom left and right figures are screen shots of the
instantaneous channel estimation result between nodes and
ports, respectively, in frequency domain.
• Digital Cancellation: In most research on full duplex
implementation, digital self-interference cancellation is per-
formed in the time domain. To carry out digital cancellation
in the time domain, an additional IFFT block is needed for
rebuilding self-interference. As mentioned above, in the real-
time digital self-interference canceler, it is critical to operate
the process for rebuilding self-interference and canceling it
out without a bottleneck. For lower computational complexity
and faster rebuilding self-interference, we execute it in the
frequency domain. One might argue that if the SI is not
overlapped coherently with the received signal, it would be
difficult to cancel the SI in the frequency domain. If the
difference, however, in the received time of the SI and the
desired signal is less than the CP length, which is common
in practice, there is no problem in canceling the SI after FFT.
We will also investigate this issue in our future work.
Digital cancellation utilizes the baseband samples of the
transmitted signal to rebuild self-interference in the digital
domain and subtracts them from the received samples. Note
that we know the baseband samples of the transmitted signal
from its own node. Self-interference can be rebuilt in the
digital domain using the baseband samples of the transmitted
signal and the channel estimates between the ports of its
own node. As mentioned above, we should know which self-
interference (a sample index) is mixed in the received sample
at the moment of decoding the desired symbol. Accordingly,
we include a counter in the digital cancellation block. As soon
as the starting index of the self-interference signal arrives in
the digital cancellation block from the synchronization block
to rebuild self-interference, the counter operates to choose a
rebuilt digital sample for subtraction processing. After digital
cancellation, a zero-forcing channel equalizer operates to de-
code the desired symbols. Illustrated in Fig. 4 is a part of the
source code for the digital self-interference canceler operated
in the frequency domain.
IV. PROTOTYPE TEST RESULTS
Using the real-time full duplex LTE prototype as described
in the previous section, we measure the level of analog and
digital self-interference and calculate the bit error rate (BER)
and throughput performance. In this prototype, the carrier
frequency is the 2.52 GHz in LTE bands. As shown in
Fig. 5(a), we find that the dual-polarization antenna provides
about 42 dB of isolation from our experiments, i.e., the self-
interference that is leaking to the Rx port is reduced by
about 42 dB. Moreover, by tuning the attenuation, phase
shift, and delay parameters, we achieve 60 dB of analog self-
interference cancellation with analog active cancellation. In the
digital domain, we calculate error vector magnitude (EVM) for
self-interference to measure the average level of digital self-
interference cancellation. As a result, we achieve 43 dB of
self-interference cancellation in the digital domain as shown
in Fig. 5(b).
In order to compare the throughput improvement, we also
implemented the LTE-FDD prototype. Our design is based
upon the LTE downlink standard with system specifications
that include a transmission bandwidth of 10 MHz, 15.36
MHz sampling rate, 15 kHz subcarrier spacing, 1024 FFT
size, 256 CP length, and variable 4/16/64 QAM. Fig. 6(a)
shows the constellation, taken during an over-the-air test of
the full duplex communications link. One full duplex radio
transmits a 4 QAM modulated signal as the downlink, and
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Fig. 6. (a) Constellation result with only analog passive self-interference
cancellation (left) constellation result with analog and digital self-interference
cancellation (right) (b) throughput performances for each constellation.
receives a 64 QAM modulated signal as the uplink. As a
result, the goal of this full duplex radio is to decode 64 QAM,
the desired symbol after perfectly canceling out the 4 QAM
symbol as self-interference. In Fig. 6(a), the left constellation
shows that, with only analog cancellation, self-interference is
not perfectly cancelled out, while the right constellation shows
that with both analog and digital cancellation self-interference
is perfectly cancelled out.
As shown in Fig. 6(b), our prototype provides high through-
put performance in real-time. It delivers a throughput increase
of 1.9x on the 4, 16 QAM and 1.89x on the 64 QAM compared
to the conventional half duplex mode.2
V. RESEARCH CHALLENGES
Notwithstanding our focus on designing more practical
full duplex radios, several research challenges remain before
the most viable solution for next generation communication
systems is achieved.
A. Hardware Impairments
The performance of a full duplex system depends heavily
on hardware impairments: amplifier non-linearity, gain/phase
offset, I/Q imbalance, quantization effects, and timing jitter.
For example, a nonlinearly amplified OFDM signal occurs
intermodulation distortion (IMD), which the amplitude modu-
lation of signals containing two or more different frequencies
in a system. The IMD raises the noise floor and causes inter-
carrier interference, which induce performance degradation of
the full duplex system. Because most analog components in
the system have the non-linearity property, the cancellation
of all non-linear components as well as linear components
is a significant burden on a real-time system. Thus, some
2Half duplex means out-of-band full duplex, i.e., FDD throughout this
paper.
pre-processing strategies such as pre-distortion for reducing
hardware impairments represent an interesting research topic.
B. Joint PHY/MAC Prototyping
Most implementations of full duplex radios have mainly
focused on the physical layer design, which enables bi-
directional communications between a single pair link. There
exists apparent limitations in translating the performance gains
obtained from the demonstration of a single pair link into
network performance. Transmissions on full duplex mode
create potential interference outside the full duplex link. This
calls for the prototyping of media access control (MAC) layer
protocols, including discovering and exploiting full duplex
opportunities in a distributed manner. Another interesting
area for future work is the joint PHY/MAC approach for
prototyping.
C. Full Duplex System with OFDM and SC-FDMA
Since single carrier frequency division multiple access (SC-
FDMA) has a peak-to-average power ratio (PAPR) lower than
that of OFDMA, it is used for the uplink multiple access
scheme in the LTE of cellular systems. Most implementation
studies of full duplex, however, deal with only OFDM frame
structures. There are many potential challenges in asymmetric
uplink/downlink frame structures in LTE.
D. Comparison with LTE-TDD
LTE-TDD (time division duplexing), generally, has been
known to have many benefits, such as low latency, spectrum
flexibility, uplink/downlink flexibility, and lower cost per bit.
To discuss the various performance characteristics such as la-
tency, throughput, power consumption, and flexibility between
TDD and full duplex, we believe that it is worth comparing
full duplex prototype with a comparable LTE-TDD prototype.
E. Novel Solution for RF/Analog Cancellation
RF/Analog cancellation plays a critical part in attenuating
high-powered self-interference sufficiently such that Rx sat-
uration and dynamic range are not an issue when operating
digital cancelation. We showed the analog cancellation based
on the dual polarization would be a good option. It does have,
however, two main weaknesses. First, it struggles to perform
active analog cancellation in real-time. While high XPD makes
the passive analog cancellation level high, to estimate the
coefficients for active cancellation is difficult. Second, channel
reciprocity that can simplify the link overhead may not be
assumed for the polarization antennas. The novel solutions for
these issues will be an interesting research topic.
VI. CONCLUSION
Full duplex radio technologies could be a major contrib-
utor to increasing spectrum efficiency in areas of explosive
traffic demand where there are limited radio resources. To
validate the feasibility and commercial viability of any new
wireless standard or technology like full duplex radio, SDR-
based prototyping is imperative. We prototyped a design that
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combines dual-polarization full duplex RF and the digital self-
interference canceler that operates in real-time on the SDR
platform. We focused on a more practical prototype that ex-
hibited outstanding self-interference cancellation performance.
The main portion of this article is dedicated to presenting
the design, implementation, and evaluation of a real-time full
duplex LTE system, a candidate for next generation wireless
communication systems. We expect our prototype design to
provide worthwhile insights into developing the most viable
solution for future wireless communication systems.
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